

PRELIMINARY

CY7C1061G/CY7C1061GE

16-Mbit (1 M words × 16 bit) Static RAM with Error-Correcting Code (ECC)

Features

- High speed
 - □ t_{AA} = 10 ns/15 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Low active and standby currents □ I_{CC} = 90-mA typical at 100 MHz □ I_{SB2} = 20-mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- Available in Pb-free 48-pin TSOP I, 54-pin TSOP II, and 48-ball VFBGA packages

Functional Description

CY7C1061G and CY7C1061GE are high-performance CMOS fast static RAM devices with embedded ECC^[1]. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY7C1061GE device includes an ERR pin that signals a single-bit error-detection and correction event during a read cycle.

To access <u>d</u>evices with a single chip enable input, assert the chip enable (CE) input LOW. To access dual chip enable devices, assert both chip enable inputs – CE_1 as LOW and CE_2 as HIGH.

To perform data writes, assert the Write Enable (\overline{WE}) input LOW, and provide the data and address on the device data pins (I/O_0 through I/O_{15}) and address pins (A_0 through A_{19}) respectively. The Byte High and Byte Low Enable (BHE, BLE) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O_8 through I/O_{15} and BLE controls I/O_0 through I/O_7 .

To perform data reads, assert the Output Enable $(\overline{\text{OE}})$ input and provide the required address on the address lines. Read data is accessible on I/O lines (I/O₀ through I/O₁₅). You can perform byte accesses by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O₀ through I/O₁₅) are <u>placed</u> in a high-impedance state when the device is deselected (CE HIGH for a single chip enable device and \overline{CE}_1 HIGH / CE_2 LOW for a <u>dual</u> chip enable device), or control signals are de-asserted (OE, BLE, BHE).

On the CY7C1061GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = High). See the Truth Table on page 16 for a complete description of read and write modes.

The logic block diagrams are on page 2.

The CY7C1061G and CY7C1061GE devices are available in 48-pin TSOP I, 54-pin TSOP II, and 48-ball VFBGA packages.

Product Portfolio

					(nsumption	tion		
Product	Features and Options	Range	V _{CC} Range (V)	Speed	Operating	I _{CC} , (mA)	Standby I (mA)		
	(see the Pin Configurations section)		VCC Kange (V)	(ns) 10/15	f = f _{max}		Standby, I _{SB2} (mA)		
					Typ ^[2]	Max	Typ ^[2]	Max	
CY7C1061G18	Single or dual chip enables	Industrial	1.65 V–2.2 V	15	70	80	20	30	
CY7C1061G(E)30		nables		2.2 V–3.6 V	10	90	110		
CY7C1061G	Optional ERR pins		4.5 V–5.5 V	10	90	110			
	Address MSB A ₁₉ pin placement options compatible with Cypress and other vendors								

Notes

2. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for a V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for a V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.


Cypress Semiconductor Corporation Document Number: 001-81540 Rev. *K 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised September 18, 2014


^{1.} This device does not support automatic write-back on error detection.



Logic Block Diagram – CY7C1061G



Logic Block Diagram – CY7C1061GE





CY7C1061G/CY7C1061GE

Contents


Pin Configurations	4
Maximum Ratings	7
Operating Range	7
DC Electrical Characteristics	7
Capacitance	8
Thermal Resistance	8
AC Test Loads and Waveforms	8
Data Retention Characteristics	9
Data Retention Waveform	9
AC Switching Characteristics	10
Switching Waveforms	11
Truth Table	
ERR Output – CY7C1061GE	16
Ordering Information	17
Ordering Code Definitions	
Package Diagrams	


Acronyms Document Conventions Units of Measure	21
Errata	
Part Numbers Affected	
FAST SRAM[44] Qualification Status	
FAST SRAM[44] Errata Summary	22
AC Switching Characteristics	23
Document History Page	24
Sales, Solutions, and Legal Information	27
Worldwide Sales and Design Support	
Products	27
PSoC® Solutions	27
Cypress Developer Community	27
Technical Support	27



Pin Configurations

Figure 1. 48-ball VFBGA (6 × 8 × 1.0 mm) CY7C1061G^[3] Package/Grade ID: BVJXI









Figure 3. 48-ball VFBGA (6 × 8 × 1.0 mm) Single Chip Enable without ERR, Address MSB A19 at Ball G2, CY7C1061G^[3] Package/Grade ID: BV1XI





Note 3. NC pins are not connected internally to the die. PRELIMINARY



Pin Configurations (continued)

Figure 4. 48-ball VFBGA (6 x 8 x 1.0 mm) Single Chip Enable with ERR, Address MSB A19 at Ball G2 CY7C1061GE^[4, 5] Package/Grade ID: BV1XI









Figure 6. 48-ball VFBGA (6 × 8 × 1.0 mm) Dual Chip Enable with ERR, Address MSB A19 at Ball H6 CY7C1061GE^[4, 5] Package/Grade ID: BVXI



Notes

- 4. NC pins are not connected internally to the die.
- 5. ERR is an output pin.



CY7C1061G/CY7C1061GE

Pin Configurations (continued)

Figure 7. 48-pin TSOP I (12 × 18.4 × 1 mm) Single Chip Enable with ERR CY7C1061GE^[6, 7] Package/Grade ID: ZXI

0	
A4 🖬 1	48 🗖 A ₅
A ₃ - 2	47 🗖 A ₆
Ao - 3	46 A-
A. 4	$\begin{array}{c} 46 \\ 45 \\ 45 \\ 45 \\ 45 \\ 46 \\ 46 \\ 48 \\ 48 \\ 48 \\ 48 \\ 48 \\ 48$
	44 D <u>OE</u>
$\begin{array}{c} A_4 & \textbf{u} & 1 \\ A_3 & \textbf{u} & 2 \\ A_2 & \textbf{u} & 3 \\ A_1 & \textbf{u} & 4 \\ A_0 & \textbf{u} & 5 \\ \underline{ERr} & \textbf{u} & 6 \\ \end{array}$	43 – <u>BHE</u>
	42 = BLE
	41 = I/O ₁₅
$\begin{array}{c} 1 \\ \hline CE & m \\ VO_0 & m \\ VO_1 & m \\ VO_2 & m \\ VO_2 & m \\ 10 \\ VO_3 & m \\ 11 \\ VO_3 & $	40 = 1/O ₁₄ 39 = 1/O ₁₃
$1/O_2 = 10$	39 = 1/O ₁₃
I/O ₃ = 11	38 🗖 1/012
V _{DD} = 12	37 🖛 GND
GND = 13	36 🗖 Vnn
I/O ₄ 🗖 14	35 🗖 I/O ₁₁
I/O ₅ 🗖 15	35 = 1/O ₁₁ 34 = 1/O ₁₀
I/O ₆ 🗖 16	33 🗖 1/0.
I/O ₇ 🗖 17	32 🗖 I/O ₈
$VO_4 = 14$ $VO_5 = 15$ $VO_6 = 16$ <u>$VO_7 = 17$</u> WE = 18	31 🗖 NC
$\begin{array}{c} NC &= 19 \\ A_{19} &= 20 \\ A_{18} &= 21 \\ A_{17} &= 22 \\ A_{22} \end{array}$	30 🗖 A ₉
A ₁₀ = 20	29 – A ₁₀
A ₁₈ □ 21	28 🖛 A ₁₁
A ₁₇ = 22	27 🗖 🗛
A ₁₆ D 23	27 P A ₁₂ 26 P A ₁₃
A ₁₆ = 23	20 A ₁₃
A ₁₅ – 24	25 🗖 A ₁₄

Figure 8. 48-pin TSOP I (12 × 18.4 × 1 mm) Single Chip Enable without ERR CY7C1061G^[6] Package/Grade ID: ZXI




Figure 9. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Dual Chip Enable without ERR CY7C1061G^[6] Package/Grade ID: ZSXI

	_			
I/O ₁₂	L 1	54		I/O ₁₁
V_{CC}	2	53		V_{SS}
I/O ₁₃	3	52		I/O ₁₀
I/O ₁₄	4	51		I/O ₉
V _{SS}	5	50		V _{CC}
I/O ₁₅	6	49		I/O ₈
A_4	7	48		A ₅
A_3	8	47		A ₆
A ₂	9	46		A ₇
A ₁	10	45		A ₈
A ₀	11	44		A ₉
BHE	12	43		NC
CE₁	13	42		OE
V _{CC}	14	41		V_{SS}
WE	15	40		NC
CE_2	16	39		BLE
A ₁₉	17	38		A ₁₀
A ₁₈	18	37		A ₁₁
A ₁₇	19	36		A ₁₂
A ₁₆	20	35		A ₁₃
A ₁₅	21	34		A ₁₄
I/O ₀	22	33		I/O ₇
V _{CC}	23	32	Ц	V _{SS}
I/O ₁	24	31	Ц	I/O ₆
1/O ₂	25	30	F.	I/O ₅
V _{SS}	26	29	H	V _{CC}
I/O ₃	27	28	۲	I/O ₄

Figure 10. 54-pin TSOP II (22.4 \times 11.84 \times 1.0 mm) Dual Chip Enable with ERR CY7C1061GE^[6, 7] Package/Grade ID: ZSXI

I/O ₁₂ □ 1	54		I/O ₁₁
V _{CC}	53		V _{SS}
I/O ₁₃ 🔲 3	52		I/O ₁₀
I/O ₁₄ _ 4	51		I/O ₉
V _{SS} 🗖 5	50		V _{CC}
I/O ₁₅ 🗌 6	49		I/O ₈
A ₄ 7	48		A ₅
A3 🗖 8	47		A ₆
A ₂ 🗌 9	46		A ₇
A ₁ □10	45		A ₈
A ₀ □ 11	44		A ₉
BHE 12	43		ERR
CE1 13	42		OE
V _{CC} □14	41		V _{SS}
WE 15	40		NC
CE ₂ [16	39		BLE
A ₁₉	38		A ₁₀
A ₁₈ 18	37		A ₁₁
A ₁₇ 19	36		A ₁₂
A ₁₆	35	Ľ.	A ₁₃
	34	H.	A ₁₄
I/O ₀ 22	33	H.	I/O ₇
	32	H.	V _{SS}
I/O ₁ □ 24	31	H.	I/O ₆
., o _	30 29	H.	I/O ₅
V _{SS} □26 I/O ₃ □27	29 28	H	V _{CC}
1/0 ₃ _2/	20	۲Ľ	I/O ₄

Notes

NC pins are not connected internally to the die.
 ERR is an output pin.



CY7C1061G/CY7C1061GE

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature	–65 °C to +150 °C
Ambient temperature with power applied	−55 °C to +125 °C
Supply voltage on V _{CC} relative to GND	–0.5 V to +6.0 V
DC voltage applied to outputs in High Z State ^[8]	–0.5 V to V _{CC} + 0.5 V

DC input voltage ^[8]	–0.5 V to V _{CC} + 0.5 V
Current into outputs (LOW)	
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	> 140 mA

Operating Range

Grade	Ambient Temperature	V _{CC}
Industrial	−40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

Parameter	Description		Test Conditions		1	0 ns / 15	ns	Unit
Parameter	Dest	ription			Min	Typ ^[10]	Max	Unit
V _{OH}	Output	1.65 V to 2.2 V	V_{CC} = Min, I_{OH} = -0.1 mA		1.4	_	-	V
	HIGH voltage	2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = -1.0 mA		2.0	_	-	
	ronago	2.7 V to 3.6 V	V _{CC} = Min, I _{OH} = -4.0 mA		2.2	_	-	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = -4.0 mA		2.4	_	-	
V _{OL}	Output	1.65 V to 2.2 V	V _{CC} = Min, I _{OL} = 0.1 mA		_	_	0.2	V
	LOW voltage	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 2 mA		_	_	0.4	
	vonago	2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 8 mA		_	_	0.4	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} = 8 mA		_	_	0.4	1
V _{IH} ^[8]	Input HIGH	1.65 V to 2.2 V			1.4	_	V _{CC} + 0.2	V
voltage	2.2 V to 2.7 V			2.0	_	V _{CC} + 0.3		
		2.7 V to 3.6 V			2.0	_	V _{CC} + 0.3	
	4.5 V to 5	4.5 V to 5.5 V			2.2	_	V _{CC} + 0.5	
V _{IL} ^[8]	Input LOW	1.65 V to 2.2 V			-0.2	_	0.4	V
	voltage	2.2 V to 2.7 V			-0.3	_	0.6	
		2.7 V to 3.6 V			-0.3	_	0.8	
		4.5 V to 5.5 V			-0.5	_	0.8	
I _{IX}	Input leakag	e current	$GND \leq V_{IN} \leq V_{CC}$		-1.0	_	+1.0	μA
I _{OZ}	Output leaka	age current	GND <u><</u> V _{OUT} <u><</u> V _{CC} , Output di	isabled	-1.0	_	+1.0	μA
I _{CC}	Operating su	upply current	V _{CC} = Max, I _{OUT} = 0 mA,	f = 100 MHz	_	90.0	110.0	mA
		CMOS levels	f = 66.7 MHz	_	70.0	80.0		
I _{SB1}	Automatic C current – TT	E power down L inputs	$\begin{array}{l} \text{Max } V_{\text{CC}}, \ \overline{\text{CE}} \geq V_{\text{IH}} \ ^{[9]}, \\ V_{\text{IN}} \geq V_{\text{IH}} \ \text{or} \ V_{\text{IN}} \leq V_{\text{IL}}, \ f = f_{\text{MAX}} \end{array}$	ĸ	_	_	40.0	mA
I _{SB2}	Automatic C current – CN	E power down /IOS inputs	$\begin{array}{l} \text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}^{[9]} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \leq 0.2 \end{array}$	2 V, f = 0	_	20.0	30.0	mA

Notes

8. V_{IL(min)} = -2.0 V and V_{IH(max)} = V_{CC} + 2 V for pulse durations of less than 2 ns.
 9. For all dual chip enable devices, CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.

10. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for a V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for a V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.




Capacitance


Parameter ^[11]	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	48-pin TSOP I	Unit
C _{IN}	Input capacitance	$T_A = 25 \circ C$, f = 1 MHz, $V_{CC} = V_{CC(typ)}$	10	10	10	pF
C _{OUT}	I/O capacitance		10	10	10	pF

Thermal Resistance

Parameter ^[11]	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	48-pin TSOP I	Unit
- JA		Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	93.63	31.50	57.99	°C/W
- 30	Thermal resistance (junction to case)		21.58	15.75	13.42	°C/W

AC Test Loads and Waveforms





Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V _{TH}	0.9	1.5	1.5	V
V _{HIGH}	1.8	3	3	V

Notes

Tested initially and after any design or process changes that may affect these parameters.
 Full-device AC operation assumes a 100-µs ramp time from 0 to V_{CC} (min) and 100-µs wait time after V_{CC} stabilizes to its operational value.




Data Retention Characteristics

Over the operating range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
V _{DR}	V_{CC} for data retention		1.0	-	V
I _{CCDR}	Data retention current	$ \begin{array}{l} V_{CC} = V_{DR}, \overline{CE} \geq V_{CC} - 0.2 \; V^{[13]}, \\ V_{IN} \geq V_{CC} - 0.2 \; V \; \text{or} \; V_{IN} \leq 0.2 \; V \end{array} $	-	30.0	mA
t _{CDR} ^[14]	Chip deselect to data retention time		0	_	ns
t _R ^[15]	Operation recovery time	$V_{CC} \ge 2.2 V$	10.0	-	ns
		V _{CC} < 2.2 V	15.0	_	ns

Data Retention Waveform





Notes

14. Tested initially and after any design or process changes that may affect these parameters.

^{13.} For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.

^{15.} Full-device operation requires linear V_{CC} ramp from V_{DR} to V_{CC} (min) \geq 100 µs or stable at V_{CC} (min) \geq 100 µs.



AC Switching Characteristics

Over the operating range of -40 °C to 85 °C

Parameter ^[16]	Description	10	10 ns			Unit
Parameter [19]	Description	Min	Max	Min	Max	Unit
Read Cycle						•
t _{POWER}	V _{CC} (stable) to the first access ^[17]	100.0	-	100.0	-	μs
t _{RC}	Read cycle time	10.0	-	15.0	-	ns
t _{AA}	Address to data / ERR valid	-	10.0	-	15.0	ns
t _{OHA}	Data / ERR hold from address change	3.0	-	3.0	-	ns
t _{ACE}	CE LOW to data / ERR valid ^[18]	_	10.0	-	15.0	ns
t _{DOE}	OE LOW to data / ERR valid	-	5.0	-	8.0	ns
t _{LZOE}	OE LOW to low-Z ^[19, 20]	0	_	1.0	_	ns
t _{HZOE}	OE HIGH to high-Z ^[19, 20]	_	5.0	_	8.0	ns
t _{LZCE}	CE LOW to low-Z [18, 19, 20]	3.0	_	3.0	_	ns
t _{HZCE}	CE HIGH to high-Z ^[18, 19, 20]	_	5.0	_	8.0	ns
t _{PU} CE LOW to power-up ^[18, 21]		0	-	0	_	ns
t _{PD}	CE HIGH to power-down ^[18, 21]	_	10.0	-	15.0	ns
t _{DBE}	Byte enable to data valid	_	5.0	_	8.0	ns
t _{LZBE}	Byte enable to low-Z ^[19,20]	0	-	1.0	_	ns
t _{HZBE}	Byte disable to high-Z ^[19,20]	_	6.0	-	8.0	ns
Write Cycle [2	2, 23]		•			•
t _{WC}	Write cycle time	10.0	_	15.0	_	ns
t _{SCE}	CE LOW to write end ^[18]	7.0	_	12.0	-	ns
t _{AW}	Address setup to write end	7.0	-	12.0	-	ns
t _{HA}	Address hold from write end	0	-	0	-	ns
t _{SA}	Address setup to write start	0	-	0	-	ns
t _{PWE}			-	12.0	-	ns
t _{SD}	Data setup to write end	5.0	-	8.0	-	ns
t _{HD}	Data hold from write end	0	_	0	_	ns
t _{LZWE}	WE HIGH to low-Z ^[19, 20]	3.0	-	3.0	-	ns
t _{HZWE}	WE LOW to high-Z ^[19, 20]	-	5.0	-	8.0	ns
t _{BW}	Byte Enable to write end	7.0	_	12.0	_	ns

Notes

18. For all dual chip enable devices, CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.

19. t_{HZOE}, t_{HZCE}, t_{HZWE}, and t_{HZBE} are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 11 on page 8. Hi-Z, Lo-Z transition is measured ±200 mV from steady state voltage.

20. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZBE}, t_{HZDE} is less than t_{LZDE}, and t_{HZWE} is less than t_{LZWE} for any device.

21. These parameters are guaranteed by design and are not tested.

22. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$, and \overline{BHE} or $\overline{BLE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

23. The minimum write pulse width for Write Cycle No. 2 (WE controlled, OE LOW) should be sum of t_{HZWE} and t_{SD}.

^{16.} Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \ge 3$ V) and $V_{CC}/2$ (for $V_{CC} < 3$ V), and input pulse levels of 0 to 3 V (for $V_{CC} \ge 3$ V) and 0 to V_{CC} (for $V_{CC} < 3$ V). Test conditions for the read cycle use the output loading, shown in part (a) of Figure 11 on page 8, unless specified otherwise. 17. t_{POWER} gives the minimum amount of time that the power supply is at stable V_{CC} until the first memory access is performed



Switching Waveforms

Figure 13. Read Cycle No. 1 of CY7C1061G (Address Transition Controlled)^[24, 25]







Figure 14. Read Cycle No. 2 of CY7C1061GE (Address Transition Controlled)^[24, 25]



Notes 24. The device is continuously selected, $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} . 25. \overline{WE} is HIGH for read cycle.








Notes 26. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, CE is HIGH.

27. WE is HIGH for read cycle.

28. Address valid prior to or coincident with CE LOW transition.





Notes

- 29. For all dual chip enable devices, CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.
- 30. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$ and \overline{BHE} or $\overline{BLE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 31. Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$. 32. The minimum write cycle pulse width should be equal to sum of t_{HZWE} and t_{SD} .

33. During this period the I/Os are in output state. Do not apply input signals.






Figure 18. Write Cycle No. 3 (WE controlled)^[34, 35, 36]

Notes

- 34. Eor all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.
- 35. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$ and \overline{BHE} or $\overline{BLE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 36. Data I/O is in high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

^{37.} During this period, the I/Os are in output state. Do not apply input signals.






Figure 19. Write Cycle No. 4 (BLE or BHE Controlled)^[38, 39, 40]

Notes

- 38. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.
- 39. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$ and \overline{BHE} or $\overline{BLE} = V_{IL}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

40. Data I/O is in high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

41. During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE [42]	OE	WE	BLE	BHE	1/0 ₀ -1/0 ₇	I/O ₈ -I/O ₁₅	Mode	Power
Н	X ^[43]	X ^[43]	X ^[43]	X ^[43]	High-Z	High-Z	Power down	Standby (I _{SB})
L	L	Н	L	L	Data out	Data out	Read all bits	Active (I _{CC})
L	L	Н	L	Н	Data out	High-Z	Read lower bits only	Active (I _{CC})
L	L	Н	Н	L	High-Z	Data out	Read upper bits only	Active (I _{CC})
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I _{CC})
L	Х	L	Г	Н	Data in	High-Z	Write lower bits only	Active (I _{CC})
L	Х	L	Н	L	High-Z	Data in	Write upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	High-Z	High-Z	Selected, outputs disabled	Active (I _{CC})
L	Х	Х	Н	Н	High-Z	High-Z	Selected, outputs disabled	Active (I _{CC})

ERR Output – CY7C1061GE

Output	Output Mode		
0	Read operation, no single-bit error in the stored data.		
1	Read operation, single-bit error detected and corrected.		
High-Z	Device deselected or outputs disabled or Write operation		

43. The input voltage levels on these pins should be either at ${\rm V}_{\rm IH}$ or ${\rm V}_{\rm IL}.$


Notes 42. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.



Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Key Features / Differentiators	Operating Range
10	2.2 V–3.6 V	CY7C1061G30-10ZXI	51-85183	48-pin TSOP I (12 × 18.4 × 1.0 mm)	Single Chip Enable without ERR	Industrial
		CY7C1061GE30-10ZXI			Single Chip Enable with ERR output at pin 6	
		CY7C1061G30-10ZSXI	51-85160	54-pin TSOP II (22.4 × 11.84 × 1.0 mm)	Dual Chip Enable without ERR	
		CY7C1061GE30-10ZSXI			Dual Chip Enable with ERR output at pin 43	
		CY7C1061G30-10BVXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm) (Pb-free)	Dual Chip Enable without ERR Address MSB A ₁₉ at ball H6	
		CY7C1061GE30-10BVXI			Dual Chip Enable with ERR output at ball E3 Address MSB A ₁₉ at ball H6	
		CY7C1061G30-10BV1XI			Single Chip Enable without ERR Address MSB A ₁₉ at ball G2	
		CY7C1061G30-10BVJXI			Dual Chip Enable without ERR Address MSB A ₁₉ at ball G2	
15	1.65 V–2.2 V	CY7C1061G18-15BV1XI			Single Chip Enable without ERR Address MSB A ₁₉ at ball G2	Industrial


Ordering Code Definitions





Package Diagrams

Figure 20. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A Package Outline, 51-85183




51-85183 *C



Package Diagrams (continued)

Figure 21. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline, 51-85160





51-85160 *E



Package Diagrams (continued)

Figure 22. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary metal oxide semiconductor
I/O	Input/output
OE	Output Enable
SRAM	Static random access memory
TSOP	Thin small outline package
TTL	Transistor-transistor logic
VFBGA	Very fine-pitch ball grid array
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Errata

This section describes the errata for the 16-Mbit asynchronous FAST SRAM - CY7C1061G30 and CY7C1061GE30 - in 65-nm process technology. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability. Compare this document to the device's datasheet for a complete functional description.

If you have questions, contact your local Cypress Sales Representative or raise a technical support case at www.cypress.com/go/support.

Part Numbers Affected

Part Number	Device Characteristics
CY7C1061G30 (all packages and options)	16-Mbit FAST SRAM
CY7C1061GE30 (all packages and options)	16-Mbit FAST SRAM

FAST SRAM^[44] Qualification Status

Product Status: All Engineering Samples (**Note:** Reliability qualification is not complete. These samples are recommended to be used only for engineering builds and evaluation, and not for production builds).

FAST SRAM^[44] Errata Summary

This table defines the errata applicability to available 16-Mbit devices.

Items	Part Numbers	Silicon Rev	Fix Status
FAST SRAM ^[44] does not meet 10-ns speed -in AC switching parameters as specified in the datasheet specifications.	CY7C1061G30 CY7C1061GE30	*A	Fixed devices to be available from May 12, 2014.

Problem Definition

CY7C1061G30 and CY7C1061GE30 do not meet 10 ns speed in AC switching parameters as specified in Table 1.

Parameters Affected

AC switching parameters

Trigger Condition

Functionality is not guaranteed when the device is operated at speed of 10 ns.

■ Scope of Impact

This issue may not pose problems for most end systems because they may incorporate some margin to the datasheet specifications. The deviation from the datasheet specified limit of 10 ns is 2 ns.

Workaround

The RAM controller timing needs additional margin to accommodate the slower speed.

Fix Status

The fix for the above issue is in progress. Fixed devices will be available from May 12, 2014.



CY7C1061G/CY7C1061GE

AC Switching Characteristics

Table 1. Comparison of AC Switching Parameters for 10 ns and 12 ns Parts

Deremeter	Description	-10) ns	-12 ns		11
Parameter	Description	Min	Max	Min	Max	– Unit
Read Cycle	·	·				
t _{RC}	Read cycle time	10	_	12	-	ns
t _{AA}	Address to data valid	-	10	-	12	ns
t _{OHA}	Data hold from address change	3	-	3	-	ns
t _{ACE}	CE Low to data valid	-	10	-	12	ns
t _{DOE}	OE Low to data valid	-	5	-	7	ns
t _{LZOE}	OE Low to low-Z	1	-	1	-	ns
t _{HZOE}	OE High to high-Z	-	5	-	7	ns
t _{LZCE}	CE Low to low-Z	3	-	3	-	ns
t _{HZCE}	CE High to high-Z	-	5	-	7	ns
t _{PU}	CE Low to power-up	0	-	0	-	ns
t _{PD}	CE High to power-down	-	10	-	12	ns
t _{DBE}	Byte Enable to data valid	-	5	-	7	ns
t _{LZBE}	Byte Enable to low-Z	1	-	1	-	ns
t _{HZBE}	Byte Disable to high-Z	-	6	-	7	ns
Write Cycle		·				
t _{WC}	Write cycle time	10	-	12	-	ns
t _{SCE}	CE Low to write end	7	-	9	-	ns
t _{AW}	Address setup to write end	7	-	9	-	ns
t _{HA}	Address hold from write end	0	-	0	-	ns
t _{SA}	Address setup to write start	0	_	0	-	ns
t _{PWE}	WE pulse width	7	_	9	-	ns
t _{SD}	SD Data setup to write end		-	7	-	ns
t _{HD}	Data hold from write end	0	-	0	-	ns
t _{LZWE}	WE High to low-Z	3	_	3	-	ns
t _{HZWE}	WE Low to high-Z	-	5	-	7	ns
t _{BW}	Byte Enable to end of write	7	_	9	-	ns



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3690091	TAVA	07/27/2012	New data sheet.
*A	3776318	AJU	10/30/2012	Updated Document title to "CY7C1061G/CY7C1061GE, 16-Mbit (1 M words 16 bit) Static RAM with Error-Correcting Code (ECC)".
				Updated Features (highlighted typical I _{CC} , included ECC feature).
				Updated Functional Description (Corrected typos, included 48-pin TSOP I information).
			Removed Selection Guide.	
				Added 48-ball VFBGA pinouts (Figure 2, Figure 5, and Figure 6), added 48-p TSOP I (Figure 7), and 54-pin TSOP II (Figure 10).
				Updated Product Portfolio to list all product options and added typical value for I_{CC} and I_{SB2} parameters.
			Changed latch up current limit from 200 to 140 mA (per JEDEC limits).	
				Updated DC Electrical Characteristics: Changed maximum value of I_{CC} parameter from 100 mA to 110 mA for the Te Condition f = 100 MHz. Changed maximum value of I_{SB1} parameter from 30 mA to 40 mA. Changed maximum value of I_{SB2} parameter from 25 mA to 30 mA. Update I_{SB2} test conditions to reflect correct CMOS input levels. Added Note 9 and referred the same note in Test Conditions of I_{SB1} , I_{SB2} parameters.
				Changed C _{IN} and C _{OUT} values for 54 TSOP and 48 BGA packages from 6 pF to 10 pF.
				Included 48-pin TSOP I information in Capacitance and Thermal Resistance
				Updated Data Retention Characteristics Changed maximum value of I_{CCDR} parameter from 25 mA to 30 mA. Added Note 13 and referred the same note in Test Conditions of I_{CCDR} parameter and Figure 12.
				Updated AC Switching Characteristics: Removed redundant t_{POWER} parameter and associated footnote (captured Note 12). Updated Note 16 to include difference in input levels for V _{CC} operation of let than 3 V. Added Note 18. Updated Note 22 for better clarity. Removed the Note "The minimum write cycle time for Write Cycle No. 2 (\overline{V}



Document History Page (continued)

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*A (cont.)	3776318	AJU	10/30/2012	Updated Switching Waveforms: Updated Note 24 for better clarity. Updated Figure 15 to make it applicable to both CY7C1061G and CY7C1061GE. Updated Note 26 for better clarity. Updated Note 28 to correct typos. Referred Notes 29 and 30 in Figure 16 and Figure 17. Referred Notes 38 and 39 in Figure 19. Updated Notes 31 and 40 for better clarity. Removed the Note "If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state." and its references (captured in Note 31 and Note 40). Updated Truth Table (Referred Note 42 in CE column and added footnote 33). Updated Ordering Information. Updated Package Diagrams with the updated revisions.
*B	4003550	AJU	05/17/2013	No technical updates.
*C	4042263	AJU	06/27/2013	Updated Data Retention Characteristics: Changed minimum value of V _{DR} parameter from 1.5 V to 1 V. Updated AC Switching Characteristics: Changed maximum value of t _{HZBE} parameter from 5 ns to 6 ns for 10 ns speed bin. Changed minimum value of t _{SD} parameter from 5.5 ns to 5 ns for 10 ns speed bin.
*D	4120023	MEMJ	09/11/2013	Updated Features: Changed typical value of I_{SB2} from 10 mA to 20 mA. Replaced "1.5-V data retention" with "1.0 V data retention". Updated Data Retention Waveform: Changed value of V _{DR} from 1.5 V to 1 V. Updated AC Switching Characteristics: Changed minimum value of t _{LZOE} parameter from 1 ns to 0 ns for 10 ns speed bin. Changed minimum value of t _{LZBE} parameter from 1 ns to 0 ns for 10 ns speed bin. Updated Ordering Information (Updated part numbers). Added Errata. Updated in new template.



Document History Page (continued)

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*E	4163557	MEMJ	10/29/2013	Updated Pin Configurations: Added Figure 3.
				Updated DC Electrical Characteristics: Added minimum value of I _{SB2} parameter. Added Note 10 and referred the same note in minimum value of I _{SB2} parameter
				Updated Ordering Information: Updated part numbers.
				Updated details in "Key Features / Differentiators" column corresponding to MPN "CY7C1061GE30-10BVXI" (Corrected ERR output location from ball G to ball E3).
*F	4272659	MEMJ	02/05/2014	Updated AC Switching Characteristics: Added Note 20 and referred the same note in description of t_{LZOE} , t_{HZOE} , t_{LZCE} , t_{LZBE} , t_{LZBE} , t_{LZWE} , t_{LZWE} , t_{HZOE} , t_{HZOE} , t_{LZWE} , t_{HZOE} , t_{HZOE} , t_{LZWE} , t_{HZWE} , t_{HZWE} parameters.
*G	4292074	MEMJ / VINI	03/07/2014	Updated Features section Introduced 15-ns speed bin Mentioned frequency for I _{CC} typical measurement Changed "an error detection" to "a single-bit error detection" Updated DC Electrical Characteristics: Added column for Typical values Moved reference to Note 10 from I _{SB2} (Typical) to the "Typ" column headin Updated AC Switching Characteristics: Added t _{POWER} and associated Note 17. Added Note 23 and referred to Write Cycle timings Referred Note 19 to t _{HZBE} and t _{LZBE} Added Note 32 in Figure 17. Added Figure 18 (WE controlled write) Added Note 33 in Figure 16 and Figure 17, Note 37 in Figure 18, and Note 4 in Figure 19 to indicate output state. Added condition to place outputs in disable state by making both BHE and BL HIGH in Truth Table. Corrected ERR table by replacing "no error in stored data" with "no single b error in stored data" Clarified different ordering options with respect to with or without ERR, locatic of ERR, and address MSB A ₁₉ in Ordering Information. Updated Errata Fix status
*H	4330547	AJU	04/02/2014	No content update.
*	4375287	AJU	05/09/2014	Updated Errata: Updated FAST SRAM[44] Errata Summary: Updated date in "Fix Status" column in table and also "Fix Status" in bullete points below the table.
				Completing Sunset Review.
*J	4397546	VINI	06/03/2014	Updated footnote 19 - removed tLZOE, tLZCE, tLZWE, and tLZBE, and adde Hi-Z, Lo-Z transition.
*K	4469360	NILE	09/18/2014	Updated Package Diagrams: spec 51-85160 – Changed revision from *D to *E.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2012-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-81540 Rev. *K

Revised September 18, 2014

Page 27 of 27

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All products and company names mentioned in this document may be the trademarks of their respective holders.